
NTHD5903
SOLDERING FOOTPRINT*
0 .45 7
2 .03 2
0.08
2.03 2
0.08
0.018
0 .63 5
0.025
0 .63 5
0.025
1 .09 2
0.043
0 .17 8
0.007
0 .45 7
0.018
0.66
0.026
0.711
0.028
0.66
0.026
0.25 4
0.010
SCALE 20:1
mm
inches
Figure 12. Basic
Figure 13. Style 2
*For additional information on our Pb?Free strategy and soldering
details, please download the ON Semiconductor Soldering and
Mounting Techniques Reference Manual, SOLDERRM/D.
BASIC PAD PATTERNS
The basic pad layout with dimensions is shown in
Figure 12. This is sufficient for low power dissipation
MOSFET applications, but power semiconductor
performance requires a greater copper pad area,
particularly for the drain leads.
The minimum recommended pad pattern shown in
Figure 13 improves the thermal area of the drain
confines of the basic footprint. The drain copper area is
0.0019 sq. in. (or 1.22 sq. mm). This will assist the power
dissipation path away from the device (through the copper
leadframe) and into the board and exterior chassis (if
applicable) for the single device. The addition of a further
copper area and/or the addition of vias to other board layers
will enhance the performance still further.
connections (pins 5, 6, 7, 8) while remaining within the
http://onsemi.com
5